Fault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System
نویسندگان
چکیده
This work presents a campaign of fault injection to validate the dependability of a fault tolerant microcomputer system. The system is duplex with cold stand-by sparing, parity detection and a watchdog timer. The faults have been injected on a chip-level VHDL model, using an injection tool designed with this purpose. We have carried out a set of injection experiments (with 3000 injections each), injecting transient and permanent faults of types stuck-at, open-line and indetermination on both the signals and variables of the system, running a workload. We have analysed the pathology of the propagated errors, measured their latency, and calculated both detection and recovery coverage. We have also studied the influence with the fault duration and fault distribution. For instance, system detection coverage (including non-effective faults) is 98% and the system recovery coverage is 95% for short transient faults (0.1 clock cycles).
منابع مشابه
A Study of the Experimental Validation of Fault-Tolerant Systems Using Different VHDL-Based Fault Injection Techniques
Three different VHDL-based fault injection techniques have been compared to validate a fault tolerant microcomputer system. We have studied the error pathology, their detection and recovery coverages and their latencies.
متن کاملStudy, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system
In this work different VHDL-based fault injection techniques (simulator commands, saboteurs and mutants) have been compared and applied in the validation of a fault-tolerant system. Some extensions and implementation designs of these techniques have been introduced. As a complement of these injection techniques, a wide set of fault models (including several non-usual models) have been implement...
متن کاملValidation of Fault Tolerance by Fault Injection in Vhdl Simulation Models*
This paper addresses the problem of the validation of fault-tolerant systems. It presents the preliminary results of a collaborative research aimed at providing an integrated environment for applying fault injection into simulation models encompassing various levels of abstraction. The expected benefits of the approach are clearly identified in relation to other fault injection methods availabl...
متن کاملDesign Guidelines of a VHDL-based Simulation Tool for the Validation of Fault Tolerance
This paper addresses the problem of the validation of fault tolerance mechanisms during the design of fault-tolerant computing systems. It presents an integrated environment for applying fault injection into simulation models encompassing various levels of abstraction. First, the expected benefits of the approach are clearly identified in relation to other fault injection methods available. The...
متن کاملFault Injection into VHDL Models: The MEFISTO Tool1
This paper focuses on the integration of the fault injection methodology within the design process of fault-tolerant systems. Due to its wide spectrum of application and hierarchical features, VHDL has been selected as the simulation language to support such an integration. Suitable techniques for injecting faults into VHDL models are identified and depicted. Then, the main features of the MEFI...
متن کامل